Amanote Research
Register
Sign In
Hardware Architectures for Image Processing Acceleration
doi 10.5772/7066
Full Text
Open PDF
Abstract
Available in
full text
Date
December 1, 2009
Authors
Almudena Lindoso
Luis Entre
Publisher
InTech
Related search
Neural Architectures for Correlated Noise Removal in Image Processing
Mathematical Problems in Engineering
Mathematics
Engineering
Image Processing Methods and Architectures in Diagnostic Pathology.
Folia Histochemica et Cytobiologica
Medicine
Forensic Medicine
Pathology
Histology
Remarks on Hardware Implementation of Image Processing Algorithms
International Journal of Applied Mathematics and Computer Science
Engineering
Computer Science
Applied Mathematics
High Performance Hardware and Software for Pattern Recognition and Image Processing.
Hardware Design of Image Processing System Based on EMCCD
Still Image Processing on Coarse-Grained Reconfigurable Array Architectures
Journal of Signal Processing Systems
Control
Systems Engineering
Information Systems
Signal Processing
Simulation
Hardware
Architecture
Modeling
Theoretical Computer Science
Exascale Hardware Architectures Working Group
Parallel Hardware Architectures for the Cryptographic Tate Pairing
Special Issue on Algorithms and Architectures for Real-Time Multi-Dimensional Image Processing
Journal of Real-Time Image Processing
Information Systems
