Parallel Hardware Architectures for the Cryptographic Tate Pairing

doi 10.1109/itng.2006.107
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE