Amanote Research
Register
Sign In
Parallel Hardware Architectures for the Cryptographic Tate Pairing
doi 10.1109/itng.2006.107
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2006
Authors
G. Bertoni
L. Breveglieri
P. Fragneto
G. Pelosi
Publisher
IEEE
Related search
From Equations to Hardware: Towards the Systematic Mapping of Algorithms Onto Parallel Architectures
International Journal of Pattern Recognition and Artificial Intelligence
Computer Vision
Pattern Recognition
Artificial Intelligence
Software
Hardware Architectures for Image Processing Acceleration
Fast Algorithms for Parallel Architectures
Tate Pairing Implementation for Hyperelliptic Curves Y 2 = X P – X + D
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Cryptographic Hardware and Embedded Systems, CHES 2010
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Algorithms and Architectures for Parallel Processing
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Exascale Hardware Architectures Working Group
Cryptographic Hardware and Embedded Systems - CHES 2009
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Erratum: Flexible Architectures for Cryptographic Algorithms — A Systematic Literature Review
Journal of Circuits, Systems and Computers
Hardware
Electronic Engineering
Electrical
Architecture
