Test Time Reduction Technique for Dynamic RAMs

IEEJ Transactions on Electronics, Information and Systems - Japan
doi 10.1541/ieejeiss1987.107.3_265
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical Engineers of Japan (IEE Japan)

Related search

Meta Heuristic Search Technique for Dynamic Test Case Generation

International Journal of Computer Applications
2012English

Test Case Reduction Using Data Mining Technique

International Journal of Software Innovation
Computer GraphicsComputer NetworksCommunicationsComputer Science ApplicationsComputer-Aided DesignArtificial IntelligenceSoftware
2016English

2.2.1 Test Time Reduction by Optimal Test Sequencing1

INCOSE International Symposium
2006English

An Integrated Technique for Test Vector Selection and Test Scheduling Under Test Time Constraint

English

A Response Time Reduction for DC Motor Controller Using SISO Technique

Indonesian Journal of Electrical Engineering and Computer Science
ControlElectronic EngineeringInformation SystemsSignal ProcessingComputer NetworksHardwareCommunicationsOptimizationElectricalArchitecture
2020English

A Model Reduction Technique in Space and Time for Fatigue Simulation

Lecture Notes in Applied and Computational Mechanics
Computational TheoryMechanical EngineeringMathematics
2017English

A Continuous-Time Ripple Reduction Technique for Spinning-Current Hall Sensors

2013English

Decompression Hardware Determination for Test Volume and Time Reduction Through Unified Test Pattern Compaction and Compression

English

Real Time Dynamic Test on a Model Pile Foundation

Proceedings of the Japan Society of Civil Engineers
1972English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy