On-Chip Long-Term Jitter Measurement for PLL Based on Undersampling Technique

IEICE Electronics Express - Japan
doi 10.1587/elex.10.20130887
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

A Multi-Chip Synchronization System Based on Diversity Technique

2015English

Long-Term Bone Stability in “All on Four Flat Technique”

Clinical Oral Implants Research
Oral Surgery
2018English

Modified Technique for Long-Term Endocardial Pacemaking.

BMJ
1966English

A Technique for On-Chip Analog VLSI Circuit Testing.

English

A Low-Jitter 125-1250-MHz Process-Independent and Ripple-Poleless 0.18-Μm CMOS PLL Based on a Sample-Reset Loop Filter

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2001English

Wireless Charge Based Capacitance Measurement Circuits With On-Chip Spiral Inductor for RFID Biosensor

2011English

Novel Method for Fiber Chromatic Dispersion Measurement Based on Microwave Photonic Technique

Chinese Optics Letters
Electronic EngineeringOpticsMolecular Physics,OpticalElectricalAtomicMagnetic MaterialsElectronic
2012English

On-Chip Single-Nanoparticle Detection and Measurement

SPIE Newsroom
2010English

Dynamic Grouped Chip-Level Iterated Multiuser Detection Based on Gaussian Forcing Technique

IEEE Communications Letters
Electronic EngineeringSimulationComputer Science ApplicationsElectricalModeling
2008English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy