An Examination of the Effect of Feature Size Scaling on Effective Power Consumption in Analog to Digital Converters

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation - South Africa
doi 10.1109/sips.2006.352580
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

High-Speed High-Resolution Low-Power Self-Calibrated Digital-To-Analog Converters

English

On the Static Resolution of Digitally Corrected Analog-To-Digital and Digital-To-Analog Converters With Low-Precision Components

IEEE Transactions on Circuits and Systems I: Regular Papers
2007English

Design of Digital to Analog Converters With Arbitrary Radix

Circuits and Systems
2018English

Built-In Self Test of High Speed Analog-To-Digital Converters

IEEE Instrumentation and Measurement Magazine
Electronic EngineeringElectricalInstrumentation
2019English

Polyphase Nonlinear Equalization of Time-Interleaved Analog-To-Digital Converters

IEEE Journal on Selected Topics in Signal Processing
Electronic EngineeringSignal ProcessingElectrical
2009English

Developing Digital-To-Analog Converters and the Turing Machine Using Puy

2015English

High Performance Operational Amplifier for Pipelined Analog to Digital Converters

CVR Journal of Science & Technology
2013English

A Novel Nonlinear Equalizer for Extending the Dynamic Range of Analog-To-Digital Converters

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2016English

Background Digital Error Correction Technique for Pipelined Analog-Digital Converters

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy