A New SiGe Stepped Gate (SSG) Thin Film SOI LDMOS for Enhanced Breakdown Voltage and Reduced Delay

doi 10.1109/isdrs.2009.5378253
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Dual-Gate Low-Voltage Transparent Electric-Double-Layer Thin-Film Transistors With a Top Gate for Threshold Voltage Modulation

RSC Advances
ChemistryChemical Engineering
2020English

High Voltage (^|^gt;1100V) SOI LDMOS With an Accumulated Charges Layer for Double Enhanced Dielectric Electric Field

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2013English

The Influence of the Area of a Thin Film Capacitor on the Breakdown Voltage

Microelectronics Reliability
SurfacesElectronic EngineeringCondensed Matter PhysicsElectronicMolecular Physics,NanoscienceFilmsOpticalElectricalAtomicMagnetic MaterialsNanotechnologyReliabilitySafetyCoatingsOpticsQualityRisk
1982English

Robust Analytical Gate Delay Modeling for Low Voltage Circuits

2006English

A Robust and Physically Based Compact SOI-LDMOS Model

2002English

Reduced Reverse Narrow Channel Effect in Thin SOI nMOSFETs

IEEE Electron Device Letters
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2000English

Enhanced Hall Voltage in a Gate-Controlled InSb Hall Device

Journal of Applied Physics
AstronomyPhysics
2005English

MnO2 Thin Film Electrodes for Enhanced Reliability of Thin Glass Capacitors

Journal of the American Ceramic Society
CompositesMaterials ChemistryCeramics
2018English

Low-Voltage Polymer Thin-Film Transistors With High-K HftiO Gate Dielectric Annealed in NH3 or N2

2009English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy