An Area-Efficient Design of Reconfigurable S-Box for Parallel Implementation of Block Ciphers
IEICE Electronics Express - Japan
doi 10.1587/elex.13.20160138
Full Text
Open PDFAbstract
Available in full text
Categories
Date
January 1, 2016
Authors
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)