An Area-Efficient Design of Reconfigurable S-Box for Parallel Implementation of Block Ciphers

IEICE Electronics Express - Japan
doi 10.1587/elex.13.20160138
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)