Amanote Research
Register
Sign In
Errors Announcing 32-Bit ASNs in BGP Routes
doi 10.1109/drcn.2015.7148991
Full Text
Open PDF
Abstract
Available in
full text
Date
March 1, 2015
Authors
Riad Mazloum
Jordan Auge
Dario Rossi
Timur Friedman
Publisher
IEEE
Related search
32-Bit MIPS RISC Processor
International Journal for Research in Applied Science and Engineering Technology
Algorithm of 32-Bit Data Transmission Among Microcontrollers Through an 8-Bit Port
Journal of Mechatronics, Electrical Power, and Vehicular Technology
32-Bit Cyclic Redundancy Codes for Internet Applications
Research of Bit Errors, Caused by Doppler Effect
Spacecrafts & Technologies
Chaskey: An Efficient MAC Algorithm for 32-Bit Microcontrollers
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
High Speed 32-Bit Vedic Multiplier for DSP Applications
International Journal of Computer Applications
An Energy-Efficient 32-Bit Multiplier Architecture in 90-Nm CMOS
Processor Design Using 32 Bit Single Precision Floating Point Unit
International Journal of Trend in Scientific Research and Development
Figure 3: Comparing the Results of Two Benchmarks on 32 Bit and 64 Bit Platforms.