Amanote Research
Register
Sign In
An Energy-Efficient 32-Bit Multiplier Architecture in 90-Nm CMOS
doi 10.1109/norchp.2006.329239
Full Text
Open PDF
Abstract
Available in
full text
Date
November 1, 2006
Authors
Nasir Mehmood
Martin Hansson
Atila Alvandpour
Publisher
IEEE
Related search
Energy-Efficient Approximate Multiplier Design Using Bit Significance-Driven Logic Compression
4-Bit Multiplier Design Using CMOS Gates in Electric VLSI
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
High Speed 32-Bit Vedic Multiplier for DSP Applications
International Journal of Computer Applications
Chaskey: An Efficient MAC Algorithm for 32-Bit Microcontrollers
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
A 90 Nm CMOS 10 GHz Beam Forming Transmitter
A Bit-Serial Multiplier Architecture for Finite Fields Over Galois Fields
Journal of Computer Science
Computer Networks
Software
Artificial Intelligence
Communications
Phase Predistortion of a Class-D Outphasing RF Amplifier in 90 Nm CMOS
IEEE Transactions on Circuits and Systems II: Express Briefs
Electronic Engineering
Electrical
An Efficient Twin-Precision Multiplier
A 2-Stage Low Noise Amplifier in 90 Nm CMOS for 2.4 GHz Applications
Advanced Science Letters
Environmental Science
Energy
Engineering
Health
Computer Science
Mathematics
Education
