Modified Multiply and Accumulate Unit With Hybrid Encoded Reduced Transition Activity Technique Equipped Multiplier and Low Power 0.13µm Adder for Image Processing Applications

International Journal of Computer Applications
doi 10.5120/198-337
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

Low Power Wallace and Dadda Multiplier Based on CLRCL Full Adder

IJARCCE
2014English

Incorporation of Reduced Full Adder and Half Adder Into Wallace Multiplier and Improved Carry-Save Adder for Digital FIR Filter

Circuits and Systems
2016English

Modified Booth Multiplier Using Wallace Structure and Efficient Carry Select Adder

International Journal of Computer Applications
2013English

Design and Analysis of Multi Vt and Variable Vt Based Pipelined Adder for Low Power Applications

International Journal of VLSI Design & Communication Systems
2010English

Low Power-Area Design of Full Adder Using Self Resetting Logic With GDI Technique

SSRN Electronic Journal
2016English

Low Power Adder Based ANN

International Journal of Computer Applications
2015English

Input Based Dynamic Reconfiguration for Low Power Image Processing and Secure Transmission

International Journal of Trend in Scientific Research and Development
2017English

Low-Power Adiabatic Computing With Modified Quasi Static Energy Recovery Logic of MQSERL 4x4 Multiplier

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

CNTFET Based Highly Durable Radix-4 Multiplier Using an Efficient Hybrid Adder

Biosciences Biotechnology Research Asia
BiotechnologyAgronomyCrop ScienceDrug Discovery
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy