Low Power Adder Based ANN

International Journal of Computer Applications
doi 10.5120/20778-3335
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

Low Power Adder Based Auditory Filter Architecture

The Scientific World Journal
BiochemistryMedicineGeneticsMolecular BiologyEnvironmental Science
2014English

Low Power Wallace and Dadda Multiplier Based on CLRCL Full Adder

IJARCCE
2014English

Low Power Circuit for Brent-Kung Adder Based on Adiabatic Logic

International Journal of Advances in Signal and Image Sciences
2018English

Low Power High Speed SQRT Carry Select Adder

IOSR journal of VLSI and Signal Processing
2012English

A Novel Low Power Adder-Subtractor Using Efficient XOR Gates

Journal of Applied Sciences
2014English

Design and Analysis of Multi Vt and Variable Vt Based Pipelined Adder for Low Power Applications

International Journal of VLSI Design & Communication Systems
2010English

Ann Based Fault Protection Scheme for Power Transformer

IJIREEICE
2015English

Design and Simulation of Low Power 10T Full Adder Using Cadence 16nM Technology

International Journal for Research in Applied Science and Engineering Technology
2019English

Low Power-Area Design of Full Adder Using Self Resetting Logic With GDI Technique

SSRN Electronic Journal
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy