Erratum To: An Optimizing Pipeline Stall Reduction Algorithm for Power and Performance on Multi-Core CPUs

Human-centric Computing and Information Sciences- United States

doi 10.1186/s13673-015-0026-1

Full Text

Abstract

Available in

Categories

Computer Science

Date

April 7, 2015

Authors

Vijayalakshmi Saravanan

Alagan Anpalagan

Kothari Dwarkadas Pralhaddas

Publisher

Springer Science and Business Media LLC

Related search

Kernel Assisted Collective Intra-Node MPI Communication Among Multi-Core and Many-Core CPUs

English

Methods for Improving Performance of Particle Tracking and Image Registration in Computational Lung Modeling Using Multi-Core CPUs and GPUs

English

BROCCOLI: Software for Fast fMRI Analysis on Many-Core CPUs and GPUs

Frontiers in Neuroinformatics

Computer Science Applications

Biomedical Engineering

English

An Empirical Validation of Power-Performance Scaling: DVFS vs. Multi-Core Scaling in big.LITTLE Processor

IEICE Electronics Express

Electronic Engineering

Condensed Matter Physics

Magnetic Materials

English

Montgomery Modular Multiplication Algorithm on Multi-Core Systems

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Electronic Engineering

Signal Processing

Applied Mathematics

English

Optimization of Integrity Measurement Algorithm Based on Multi-Thread Pipeline Paralleling

English

An Algorithm for Leakage Power Reduction Through IVC in CMOS VLSI Digital Circuits

International Journal of Computer Applications

English

Efficient Methods for Implementation of Multi-Level Nonrigid Mass-Preserving Image Registration on GPUs and Multi-Threaded CPUs

Computer Methods and Programs in Biomedicine

Computer Science Applications

Health Informatics

English

Erratum To: A Branch-And-Price Algorithm for Two Multi-Compartment Vehicle Routing Problems

EURO Journal on Transportation and Logistics

Management Science

Operations Research

English