Thread-Level Parallelization and Optimization of NWChem for the Intel MIC Architecture

doi 10.2172/1163233
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Office of Scientific and Technical Information (OSTI)


Related search