Thread-Level Parallelization and Optimization of NWChem for the Intel MIC Architecture
doi 10.2172/1163233
Full Text
Open PDFAbstract
Available in full text
Date
October 10, 2014
Authors
Publisher
Office of Scientific and Technical Information (OSTI)