Power-Aware Multi-Core Simulation for Early Design Stage Hardware/Software Co-Optimization

doi 10.1145/2370816.2370820
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press

Related search

Hardware/Software Approach for Code Synchronization in Low-Power Multi-Core Sensor Nodes

2014English

Virtual Hardware Prototyping Through Timed Hardware-Software Co-Simulation

English

Hardware/Software Co-Design for Energy-Efficient Seismic Modeling

2011English

Hardware-Software Co-Simulation for Medical X-Ray Control Units

2015English

Hardware/Software Co-Design of Communication Protocols

English

A Principled Kernel Testbed for Hardware/Software Co-Design Research

2010English

Hardware–software Co-Design of an Iris Recognition Algorithm

IET Information Security
Computer NetworksSoftwareInformation SystemsCommunications
2011English

Multi-Resolution Meshes for Feature-Aware Hardware Tessellation

Computer Graphics Forum
Computer NetworksComputer GraphicsComputer-Aided DesignCommunications
2016English

Software and Hardware in the Loop Component for an IEC 61850 Co-Simulation Platform

2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy