Hardware Acceleration for Measurements in 100 Gb/S Networks

Lecture Notes in Computer Science - Germany
doi 10.1007/978-3-642-30633-4_7
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Springer Berlin Heidelberg

Related search

Optimization Framework for Supporting 40 Gb/S and 100 Gb/S Services Over Heterogeneous Optical Transport Networks

Journal of Networks
2012English

100-Gb/S Transmission Using Orthogonal Frequency-Division Multiplexing

IEEE Photonics Technology Letters
Electronic EngineeringOpticsMolecular Physics,OpticalElectricalAtomicMagnetic MaterialsElectronic
2006English

An Experimental Comparison of Coded Modulation Strategies for 100 Gb/S Transceivers

Journal of Lightwave Technology
OpticsAtomicMolecular Physics,
2016English

Lost Packet Retransmission Mechanism Based on Hardware Acceleration in Wireless Sensor Networks

2018English

Hardware Architectures for Image Processing Acceleration

2009English

A 100-Gb/S, 1-Tap Feed-Forward Based Analog Equalizer for Optical Communication Applications

2016English

An Error-Free 100 Gb/S Time-Slotted SPECTS O-Cdma Network Testbed

2005English

DSP-Based 40 GB/s Lane Rate Next-Generation Access Networks

Future Internet
Computer NetworksCommunications
2018English

100-Gb/S Wavelength Division Demultiplexing Using a Photonic Crystal Four-Channel Drop Filter

IEEE Photonics Technology Letters
Electronic EngineeringOpticsMolecular Physics,OpticalElectricalAtomicMagnetic MaterialsElectronic
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy