Performance Comparison of 4T, 3T and 3T1D DRAM Cell Design on 32NM Technology

doi 10.5121/csit.2014.4720
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Academy & Industry Research Collaboration Center (AIRCC)

Related search

Single Event Transient Effects on 3T and 4T CMOS Active Pixel Sensors for Different Technologies

Australian Journal of Electrical and Electronics Engineering
Electronic EngineeringElectrical
2019English

Performance Analysis of N-Type Gated Diode Three-Transistor DRAM in 180nm Technology

HELIX
2018English

Design of 3T Gain Cell for Ultra Low Power Applications

International Journal for Research in Applied Science and Engineering Technology
2017English

VRL-DRAM: Improving DRAM Performance via Variable Refresh Latency

2018English

Design of Low Power High Speed D-Latch Using Stacked Inverter and Sleep Transistor at 32nm CMOS Technology

International Journal of Trend in Scientific Research and Development
2018English

Performance Based Comparative Analysis of MOS Structures at 32nm and 20nm Node

IJARCCE
2015English

Evaluation of the Parameters of Ring Oscillators Using the CMOS and CNT 32nm Technology

International Journal for Research in Applied Science and Engineering Technology
2018English

A DRAM Centric NoC Architecture and Topology Design Approach

2011English

Design and Failure Analysis of Logic-Compatible Multilevel Gain-Cell-Based Dram for Fault-Tolerant VLSI Systems

2011English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy