Design of Low Power High Speed D-Latch Using Stacked Inverter and Sleep Transistor at 32nm CMOS Technology

International Journal of Trend in Scientific Research and Development
doi 10.31142/ijtsrd14138
Full Text
Abstract

Available in full text

Date
Authors
Publisher

South Asia Management Association

Related search

Comparative Analysis and Design of Different Type of Low Power High Speed Dynamic Double Latch Comparator Using H-Spice and CMOS Technology

International Journal for Research in Applied Science and Engineering Technology
2018English

Design of High-Speed Low-Power Two Level Voltage Converters Using Multi-VTH CMOS Technology

International Journal of Computer Applications
2013English

A Low Power, High Speed 18-Transitor True Single-Phase Clocking D Flip- Flop Design in 90nm Cmos Technology

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2019English

A Stacked Inverter-Based CMOS Power Amplifier in 65nm CMOS Process

2011English

Design a Low Power Half-Subtractor Using .90µm CMOS Technology

IOSR journal of VLSI and Signal Processing
2013English

Variable Supply-Voltage Scheme for Low-Power High-Speed CMOS Digital Design

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
1998English

Optimizing CMOS Circuits for Low Power Using Transistor Reordering

English

Design and Analysis of Low Power Analog to Digital Converter Using CMOS Technology

IARJSET
2017English

Design of Low Power SAR ADC for ECG Using 45nm CMOS Technology

International Journal of VLSI Design & Communication Systems
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy