Performance Evaluation of the Time Delay Digital Tanlock Loop Architectures

International Journal of Electronics - United Kingdom
doi 10.1080/00207217.2015.1036310
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Informa UK Limited

Related search

Novel Loop Architectures for Enhancing Linearity and Resolution of Analog-To-Digital Converters

Analog Integrated Circuits and Signal Processing
SurfacesSignal ProcessingHardwareArchitectureFilmsCoatings
2009English

Design and Performance Analysis of Programmable Digital Delay Generator

IOSR Journal of Electronics and Communication Engineering
2016English

Performance Evaluation of ATM Architectures in Multimedia Traffic Environments

English

Performance Evaluation of MDO Architectures Within a Variable Complexity Problem

Mathematical Problems in Engineering
MathematicsEngineering
2017English

Performance Evaluation of the RTK-GPS Positioning With Communication Delay

The Journal of Japan Institute of Navigation
2008English

Performance Evaluation of Routing Protocols for Delay Tolerant Networks

2015English

Radar Wideband Digital Beamforming Based on Time Delay and Phase Compensation

International Journal of Electronics
Electronic EngineeringElectrical
2018English

Time Delay of the qCON Monitor and Its Performance During State Transitions

Journal of Clinical Monitoring and Computing
Health InformaticsCritical CareAnesthesiologyPain MedicineIntensive Care Medicine
2020English

Performance Evaluation of Group Communication Architectures in Large Scale Systems Using MPI

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2006English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy