Amanote Research

Amanote Research

    RegisterSign In

Design and Performance Analysis of Programmable Digital Delay Generator

IOSR Journal of Electronics and Communication Engineering
doi 10.9790/2834-1104042836
Full Text
Open PDF
Abstract

Available in full text

Date

April 1, 2016

Authors
Sanjay Kumar Sharma
Publisher

IOSR Journals


Related search

A Virtual Delay Generator Design and Its Application

Nuclear Science
2018English

Design and Performance Analysis of Delay Insensitive Multi-Ring Structures

English

Design and Performance of Chromium Mist Generator

Journal of the Brazilian Chemical Society
Chemistry
2006English

Field Programmable Gate Arrays Based Design, Implementation and Delay Study of Braun's Multipliers

Journal of Computer Science
Computer NetworksSoftwareArtificial IntelligenceCommunications
2011English

A Micro-Programmable Test Pattern Generator.

English

Performance Analysis of FIR Digital Filter Design: RNS Versus Traditional

2007English

Delay Performance Analysis and Access Strategy Design for a Multichannel Cognitive Radio Network

Chinese Science Bulletin
2012English

Performance Evaluation of the Time Delay Digital Tanlock Loop Architectures

International Journal of Electronics
Electronic EngineeringElectrical
2015English

Non-Iterative WLS Design of Allpass Variable Fractional-Delay Digital Filters

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy