The Integration of Sub-10 Nm Gate Oxide on MoS2 With Ultra Low Leakage and Enhanced Mobility

Scientific Reports - United Kingdom
doi 10.1038/srep11921
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Springer Science and Business Media LLC

Related search

A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits

English

Correlation Between Hot Carrier Stress, Oxide Breakdown and Gate Leakage Current for Monitoring Plasma Processing Induced Damage on Gate Oxide

English

Sub-10-Nm Structures Written in Ultra-Thin HSQ Resist Layers Using Electron-Beam Lithography

2007English

Ultra-Narrow Silicon Nanowire (～3 Nm) Gate-All-Around MOSFETs

2006English

Model and Analysis of Gate Leakage Current in Ultrathin Nitrided Oxide MOSFETs

IEEE Transactions on Electron Devices
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2002English

Ultra Low-Voltage Floating-Gate Transconductance Amplifier

English

An Ultra-Low-Energy Multi-Standard JPEG Co-Processor in 65 Nm CMOS With Sub/Near Threshold Supply Voltage

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2010English

Investigation of Gate-Induced Drain Leakage (GIDL) Current in Thin Body Devices: Single-Gate Ultra-Thin Body, Symmetrical Double-Gate, and Asymmetrical Double-Gate MOSFETs

Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes
EngineeringAstronomyPhysics
2003English

Metal-Coordinated Sub-10 Nm Membranes for Water Purification

Nature Communications
AstronomyGeneticsMolecular BiologyBiochemistryChemistryPhysics
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy