Amanote Research
Register
Sign In
A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits
doi 10.1109/cicc.1997.606670
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
J.P. Halter
F.N. Najm
Publisher
IEEE
Related search
Design Techniques for Gate-Leakage Reduction in CMOS Circuits
Gate Leakage Reduction by Clocked Power Supply of Adiabatic Logic Circuits
Advances in Radio Science
An Algorithm for Leakage Power Reduction Through IVC in CMOS VLSI Digital Circuits
International Journal of Computer Applications
Techniques for Sub-Threshold Leakage Reduction in Low Power CMOS Circuit Designs
International Journal of Computer Applications
Transient Time Slot (TTS) Based Run Time Leakage Reduction Method for Low Power VLSI Circuits
IOSR Journal of VLSI and Signal Processing
Optimizing CMOS Circuits for Low Power Using Transistor Reordering
Analysis of Leakage Power Reduction Techniques for Low Power VLSI Design
International Journal of Computer Applications
A New Technique for Leakage Power Reduction in CMOS Circuit by Using DSM
International Journal of Computer Applications
CMOS VLSI Design of Low Power Comparator Logic Circuits
Asian Journal of Scientific Research
Multidisciplinary
