Binary Peak Power Multiplier and Its Application to Linear Accelerator Design

IEEE Transactions on Microwave Theory and Techniques - United States
doi 10.1109/tmtt.1986.1133493
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Design and Design Methods for Unified Multiplier and Inverter and Its Application for HECC

Integration, the VLSI Journal
HardwareElectronic EngineeringElectricalArchitectureSoftware
2011English

Design of the Lower Error Fixed-Width Multiplier and Its Application

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
2000English

Design of Low Power Column Bypass Multiplier Using FPGA

IOSR journal of VLSI and Signal Processing
2012English

Multi-Mw 22.8 GHz Harmonic Multiplier - RF Power Source for High-Gradient Accelerator R&D

2012English

Microwave Power Coupler for a Superconducting Multiple-Cell Cavity for Accelerator Application and Its Testing Procedures

2008English

Design of Low Power Fixed-Width Multiplier With Row Bypassing

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2012English

An FPGA-Based HOG Accelerator With HW/SW Co-Design for Human Detection and Its Application to Crowd Density Estimation

Journal of Software Engineering and Applications
2019English

Hierarchical Decentralized Observer Design and Application to Power Networks

Transactions of the Institute of Systems, Control and Information Engineers
2014English

Solid-State Imaging Device With Nonvolatile On-Chip Memory and Its Application to Spatial Multiplier.

The Journal of the Institute of Television Engineers of Japan
1987English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy