Design of the Lower Error Fixed-Width Multiplier and Its Application

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
doi 10.1109/82.877155
Full Text
Abstract

Available in full text

Date
Authors

Unknown

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Design of Low Power Fixed-Width Multiplier With Row Bypassing

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2012English

Design and Design Methods for Unified Multiplier and Inverter and Its Application for HECC

Integration, the VLSI Journal
HardwareElectronic EngineeringElectricalArchitectureSoftware
2011English

Binary Peak Power Multiplier and Its Application to Linear Accelerator Design

IEEE Transactions on Microwave Theory and Techniques
Electronic EngineeringRadiationElectricalCondensed Matter Physics
1986English

Matrix Multiplier of Polynomials Modulo Analysis Starting With the Lower Order Digits of the Multiplier

News of the National Academy of Sciences of the Republic of Kazakhstan, Series of Geology and Technical Sciences
Geotechnical EngineeringEngineering GeologyGeology
2019English

Porcelain Its Application to Fixed Bridge Work

Kokubyo Gakkai zasshi. The Journal of the Stomatological Society, Japan
Medicine
1928English

The Composition of Government Spending and the Multiplier at the Zero Lower Bound

Economics Letters
EconomicsFinanceEconometrics
2014English

Design of Modular FMCW Radar and Quantization of Its Range Error

Sakarya University Journal of Computer and Information Sciences
2018English

On Dimer Coverings of Rectangles of Fixed Width

Discrete Applied Mathematics
CombinatoricsApplied MathematicsDiscrete Mathematics
1985English

Graphic Representation of Niche Width and Its Application to Salt Marsh Littoral Foraminifera

1972English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy