CMOS Cross-Coupled Charge Pump With Improved Latch-Up Immunity

IEICE Electronics Express - Japan
doi 10.1587/elex.6.736
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

Latch-Up and Radiation Integrated Circuit--Luric: A Test Chip for CMOS Latch-Up Investigation

1978English

Dynamic Holding Voltage SCR (DHVSCR) Device for ESD Protection With High Latch-Up Immunity

2003English

Highly-Linearized CMOS Distributed Bidirectional Amplifier With Cross-Coupled Compensator for Wireless Communications

English

A 800μW 1GHz Charge Pump Based Phase-Locked Loop in Submicron CMOS Process

International Journal of Electronics and Telecommunications
2010English

A 5V Charge Pump in a Standard 1.8-V 0.18-Μm CMOS Process

English

Simulation of SVM Based Three Phase Induction Motor Drive With an Improved Charge Pump Circuit

International Journal of Engineering Research and
2015English

Comparison of Two Layout Options for 110-GHz CMOS LC Cross-Coupled Oscillators

Journal of Electromagnetic Engineering and Science
2018English

Comparison of Positive and Negative Dickson Charge Pump and Fibonacci Charge Pump

2017English

Charge Collection in Irradiated HV-CMOS Detectors

Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment
High Energy PhysicsInstrumentationNuclear
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy