Latch-Up and Radiation Integrated Circuit--Luric: A Test Chip for CMOS Latch-Up Investigation

doi 10.2172/6512693
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Office of Scientific and Technical Information (OSTI)

Related search

CMOS Cross-Coupled Charge Pump With Improved Latch-Up Immunity

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2009English

Latch-Up Based Bidirectional NPN Selector for Bipolar Resistance-Change Memory

Applied Physics Letters
AstronomyPhysics
2013English

A Latch on Priming

Frontiers in Psychology
Psychology
2014English

Dynamic Holding Voltage SCR (DHVSCR) Device for ESD Protection With High Latch-Up Immunity

2003English

Novel High Holding Voltage SCR With Embedded Carrier Recombination Structure for Latch-Up Immune and Robust ESD Protection

Nanoscale Research Letters
Materials ScienceNanotechnologyCondensed Matter PhysicsNanoscience
2019English

A Gate Latch for Electric Fences

Journal of Range Management
1969English

Novel Low Cost, Double-And-Triple-Node-Upset-Tolerant Latch Designs for Nano-Scale CMOS

IEEE Transactions on Emerging Topics in Computing
Computer Science ApplicationsInformation SystemsComputer ScienceHuman-Computer Interaction
2018English

A Novel Latch Design for Low Power Applications

International Journal of Computer Applications
2012English

Info-Gap (IG): Robust Design of a Mechanical Latch

2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy