Amanote Research

Amanote Research

    RegisterSign In

Automatic Mapping of Nested Loops to FPGAS

doi 10.1145/1229428.1229446
Full Text
Open PDF
Abstract

Available in full text

Date

January 1, 2007

Authors
J. RamanujamP. Sadayappan
Publisher

ACM Press


Related search

DNestMap: Mapping Deeply-Nested Loops on Ultra-Low Power CGRAs

2018English

Generalising the Unimodular Approach to Restructure Imperfectly Nested Loops

Parallel Processing Letters
HardwareTheoretical Computer ScienceArchitectureSoftware
1996English

Composable, Sound Transformations of Nested Recursion and Loops

2019English

Pipelining-Dovetailing: A Transformation to Enhance Software Pipelining for Nested Loops

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
1996English

Overview of the FREEDOM Compiler for Mapping DSP Software to FPGAs

English

Exploiting Vectorization in High Level Synthesis of Nested Irregular Loops

Journal of Systems Architecture
HardwareArchitectureSoftware
2017English

Placement-Driven Technology Mapping for LUT-based FPGAs

2003English

Automatic Mapping of MySQL Databases to NoSQL MongoDB

2016English

Communication-Minimal Partitioning and Data Alignment for Affine Nested Loops

Computer Journal
Computer Science
1997English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy