Amanote Research
Register
Sign In
DNestMap: Mapping Deeply-Nested Loops on Ultra-Low Power CGRAs
doi 10.1109/dac.2018.8465833
Full Text
Open PDF
Abstract
Available in
full text
Date
June 1, 2018
Authors
Manupa Karunaratne
Cheng Tan
Aditi Kulkarni
Tulika Mitra
Li-Shiuan Peh
Publisher
IEEE
Related search
Automatic Mapping of Nested Loops to FPGAS
Fin-Fet Technology for Ultra Low Power Design
International Journal on Intelligent Electronic Systems
Wake-Up Receiver Based Ultra-Low-Power WBAN
Analog Circuits and Signal Processing
Ultra-Low Power Read-Out Integrated Circuit Design
Ultra-Low Power Wearable Infant Sleep Position Sensor
Sensors
Instrumentation
Information Systems
Electronic Engineering
Biochemistry
Analytical Chemistry
Molecular Physics,
Electrical
Atomic
Medicine
Optics
Composable, Sound Transformations of Nested Recursion and Loops
an Ultra-Low-Power 12t Cam Cell Based on Threshold Voltage Techniques
International Journal of Mechanical and Production Engineering Research and Development
Transfer Processes
Fluid Flow
Mechanical Engineering
Aerospace Engineering
Snake: An Asynchronous Pipeline for Ultra-Low-Power Applications
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
Radio Frequency Power Sensor Based on Mems Technology With Ultra Low Losses
