Amanote Research
Register
Sign In
Bitwidth-Aware Scheduling and Binding in High-Level Synthesis
doi 10.1145/1120725.1121055
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2005
Authors
Jason Cong
Yiping Fan
Guoling Han
Yizhou Lin
Junjuan Xu
Zhiru Zhang
Xu Cheng
Publisher
ACM Press
Related search
Spatio-Temporal Thermal-Aware Scheduling for Homogeneous High-Performance Computing Datacenters
Future Generation Computer Systems
Hardware
Computer Networks
Software
Architecture
Communications
Process-Aware Interrupt Scheduling and Accounting
Smart Grid-Aware Scheduling in Data Centres
Computer Communications
Computer Networks
Communications
Cache-Hierarchy Contention-Aware Scheduling in CMPs
IEEE Transactions on Parallel and Distributed Systems
Hardware
Computational Theory
Signal Processing
Architecture
Mathematics
Energy-Aware Scheduling: Models and Complexity Results
Energy-Efficient High-Level Synthesis for HDR Architectures With Clock Gating Based on Concurrency-Oriented Scheduling
IPSJ Transactions on System LSI Design Methodology
Electronic Engineering
Computer Science Applications
Electrical
Contention-Aware Scheduling With Task Duplication
Journal of Parallel and Distributed Computing
Computer Networks
Hardware
Communications
Architecture
Theoretical Computer Science
Artificial Intelligence
Software
High-Level Frameworks for the Specification and Verification of Scheduling Problems
International Journal on Software Tools for Technology Transfer
Information Systems
Software
Imaging Tasks Scheduling for High-Altitude Airship in Emergency Condition Based on Energy-Aware Strategy
The Scientific World Journal
Biochemistry
Medicine
Genetics
Molecular Biology
Environmental Science
