Energy-Efficient High-Level Synthesis for HDR Architectures With Clock Gating Based on Concurrency-Oriented Scheduling

IPSJ Transactions on System LSI Design Methodology - Japan
doi 10.2197/ipsjtsldm.6.101
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Information Processing Society of Japan

Related search

FPGA-Based Channel Coding Architectures for 5G Wireless Using High-Level Synthesis

International Journal of Reconfigurable Computing
HardwareArchitecture
2017English

Clock Gating and Negative Edge Triggering for Energy Recovery Clock

2007English

A High-Level Synthesis Methodology for Dedicated DSP Architectures

The International Conference on Electrical Engineering
1999English

Optimal Energy Efficient Scheduling Based on VM Energy Consumption in Cloud

International Journal of Computer Applications
2015English

Efficient Simulation of Synthesis-Oriented System Level Designs

English

Designing Efficient Security Services Infrastructure for Virtualization Oriented Architectures

English

Concurrency-Oriented Verification and Coverage of System-Level Designs

ACM Transactions on Design Automation of Electronic Systems
Computer Science ApplicationsElectronic EngineeringComputer GraphicsElectricalComputer-Aided Design
2011English

High-Level Debugging and Verification for FPGA-Based Multicore Architectures

2015English

High-Level Heteroatom Doped Two-Dimensional Carbon Architectures for Highly Efficient Lithium-Ion Storage

Frontiers in Chemistry
Chemistry
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy