Replacing 6T SRAMs With 3T1D DRAMs in the L1 Data Cache to Combat Process Variability
IEEE Micro - United States
doi 10.1109/mm.2008.12
Full Text
Open PDFAbstract
Available in full text
Date
January 1, 2008
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)