Adaptive Proactive Reconfiguration: A Technique for Process-Variability- And Aging-Aware SRAM Cache Design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/tvlsi.2014.2355873
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Reconfiguration for Sensitivity Technique: A QoS-aware Co-Design Approach for Stream-Based Applications

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2010English

A Design-For-Diagnosis Technique for SRAM Write Drivers

2008English

A New Design-For-Test Technique for SRAM Core-Cell Stability Faults

2009English

An Adaptive Various-Width Data Cache for Low Power Design

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2011English

Adaptive Mode Control: A Static-Power-Efficient Cache Design

English

A Cache-Aware Performance Prediction Framework for GPGPU Computations

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2015English

Design and Implementation of a Cache Hierarchy-Aware Task Scheduling for Parallel Loops on Multicore Architectures

2014English

A Novel Switched Capacitor Technique for NBTI Tolerant Low Power 6t-Sram Cell Design

IOSR journal of VLSI and Signal Processing
2014English

Adaptive Zone-Aware Multi-Bank on Chip Last Level L2 Cache Partitioning for Chip Multiprocessors

International Journal of Computer Applications
2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy