Amanote Research
Register
Sign In
A 17ps Time-To-Digital Converter Implemented in 65nm FPGA Technology
doi 10.1145/1508128.1508145
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2009
Authors
Claudio Favi
Edoardo Charbon
Publisher
ACM Press
Related search
Time-To-Digital Converter Implemented in Field-Programmable Gate Array Using a Multiphase Clock and Double State Measurements
Journal of the Institute of Electronics and Information Engineers
A High Resolution Capacitance Deviation-To-Digital Converter Utilizing Time Stretching
Time-Bandwidth Product of the Photonic Time-Stretched Analog-To-Digital Converter
IEEE Transactions on Microwave Theory and Techniques
Electronic Engineering
Radiation
Electrical
Condensed Matter Physics
A 14-B 500 MSPS Time-Interleaved Analog-To-Digital Converter With Digital Background Calibration
A High-Resolution Stochastic Time-To-Digital Converter With Edge-Interchange Scheme
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
A Review on Pipe Line Analog to Digital Converter Using 0.18µm CMOS Technology
International Journal of Computer Applications
A Multi-Channel Time-To-Digital Converter Chip for Drift Chamber Readout
IEEE Transactions on Nuclear Science
Electronic Engineering
Nuclear
Nuclear Energy
High Energy Physics
Engineering
Electrical
Analog to Digital Converter
A Low Power, Small Area Cyclic Time-To-Digital Converter in All-Digital PLL for DVB-S2 Application
Journal of Semiconductor Technology and Science
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
