Design and Implementation of a Cache Hierarchy-Aware Task Scheduling for Parallel Loops on Multicore Architectures

doi 10.5121/csit.2014.4237

Full Text

Abstract

Available in

Date

Authors

Publisher

Academy & Industry Research Collaboration Center (AIRCC)

Related search

Task-Aware Priority Scheduling for Multicore Processors

2016English

Cache-Hierarchy Contention-Aware Scheduling in CMPs

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
2014English

Scheduling Task Parallelism on Multi-Socket Multicore Systems

2011English

Cache-Aware Virtual Machine Scheduling on Multi-Core Architecture

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2012English

Energy Consumption Model Over Parallel Programs Implemented on Multicore Architectures

International Journal of Advanced Computer Science and Applications
Computer Science
2015English

Reconfigurable Cache for Real-Time MPSoCs: Scheduling and Implementation

Microprocessors and Microsystems
Computer NetworksHardwareCommunicationsArchitectureArtificial IntelligenceSoftware
2016English

Efficient Algorithms for Scheduling and Mapping of Parallel Programs Onto Parallel Architectures

English

On Contiguous and Non-Contiguous Parallel Task Scheduling

Journal of Scheduling
Management ScienceEngineeringOperations ResearchArtificial IntelligenceSoftware
2015English

Power/Performance/Thermal Design-Space Exploration for Multicore Architectures

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
2008English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy