Cache-Aware Virtual Machine Scheduling on Multi-Core Architecture

IEICE Transactions on Information and Systems - Japan
doi 10.1587/transinf.e95.d.2377
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

Cache-Hierarchy Contention-Aware Scheduling in CMPs

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
2014English

Task Scheduling on Adaptive Multi-Core

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2014English

SEVA: A Soft-Error- And Variation-Aware Cache Architecture

2006English

Multi-Level Virtual Machine Debugging Using the Java Platform Debugger Architecture

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2010English

Growth Potential Aware Virtual Machine Consolidation Framework

2020English

QoE-aware Virtual Machine Placement for Cloud Games

2013English

Network-Aware Virtual Machine Placement in the Cloud

International Journal of Science and Research (IJSR)
2016English

Energy-Aware Multiple State Machine Scheduling for Multiobjective Optimization

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2018English

Design and Implementation of a Cache Hierarchy-Aware Task Scheduling for Parallel Loops on Multicore Architectures

2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy