DRAM Architecture for Efficient Data Lifetime Management

IEICE Electronics Express - Japan
doi 10.1587/elex.14.20170309
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

Delay-Hiding Energy Management Mechanisms for DRAM

2010English

An Efficient Architecture for Loop Based Data Preloading

English

Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management

IEEE Computer Architecture Letters
HardwareArchitecture
2012English

A Novel Architecture for Efficient Key Management in Humanware Applications

2009English

Metrics for Architecture-Level Lifetime Reliability Analysis

2008English

A Decentralized ITS Architecture for Efficient Distribution of Traffic Task Management

2018English

A DRAM Centric NoC Architecture and Topology Design Approach

2011English

Efficient Traffic Management With Intermediate Data Partition for Big Data Applications

International Journal of Computer Science Engineering and Information Technology Research
2017English

Runtime and Architecture Support for Efficient Data Exchange in Multi-Accelerator Applications

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy