Amanote Research
Register
Sign In
Delay-Hiding Energy Management Mechanisms for DRAM
doi 10.1109/hpca.2010.5416646
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2010
Authors
Mingsong Bi
Ran Duan
Chris Gniady
Publisher
IEEE
Related search
DRAM Architecture for Efficient Data Lifetime Management
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
Evaluating Energy-Efficiency of DRAM Channel Interleaving Schemes for Multithreaded Programs
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case
The Colored Refresh Server for DRAM
Performance Assessment of Fragmentation Mechanisms for Vehicular Delay-Tolerant Networks
Eurasip Journal on Wireless Communications and Networking
Computer Networks
Computer Science Applications
Signal Processing
Communications
VRL-DRAM: Improving DRAM Performance via Variable Refresh Latency
A DRAM Backend for the Impulse Memory System
Energy Efficient Transmission Scheduling for Delay Constrained Wireless Networks
IEEE Transactions on Wireless Communications
Electronic Engineering
Applied Mathematics
Computer Science Applications
Electrical
Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management
IEEE Computer Architecture Letters
Hardware
Architecture
