0.3–4.4 GHz Wideband CMOS Frequency Divide-By-1.5 With Optimized CML-XOR Gate

IEICE Electronics Express - Japan
doi 10.1587/elex.14.20170450
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

A Power Optimized Divide by N Prescaler Design on 50nm CMOS Process

IJARCCE
2017English

Frequency Triplexer for Ultra-Wideband Systems (6–9 GHz)

IEEE Transactions on Circuits and Systems I: Regular Papers
Electronic EngineeringElectrical
2013English

A Power-Efficient 5.6-GHz Process-Compensated CMOS Frequency Divider

IEEE Transactions on Circuits and Systems II: Express Briefs
2007English

A 31.5-To-40.5 GHz Injection-Locked CMOS Frequency Tripler With Injection-Current Enhancement Technique

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2020English

Mitigation of CMOS Variability With Metal Gate

2008English

High Frequency Power Optimized Ring Voltage Controlled Oscillator for 65nm CMOS Technology-Review

International Journal of Engineering Trends and Technology
2014English

Conventional Verification for Unconventional Computing: A Genetic XOR Gate Example

Fundamenta Informaticae
Information SystemsAlgebraNumber TheoryMathematicsComputational TheoryTheoretical Computer Science
2014English

A 1.5-V, 2.4GHz CMOS Low-Noise Amplifier

English

Wideband Mm-Wave CMOS Slow Wave Coupler

IEEE Microwave and Wireless Components Letters
Electronic EngineeringElectricalCondensed Matter Physics
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy