Amanote Research
Register
Sign In
Hardware Synthesis for Reconfigurable Heterogeneous Pipelined Accelerators
doi 10.1109/itng.2008.65
Full Text
Open PDF
Abstract
Available in
full text
Date
April 1, 2008
Authors
Lech J
Alexander Douglas
Publisher
IEEE
Related search
Distributed Thermal Management for Embedded Heterogeneous MPSoCs With Dedicated Hardware Accelerators
API Compilation for Image Hardware Accelerators
Transactions on Architecture and Code Optimization
Hardware
Information Systems
Architecture
Software
A Survey on Hardware-Aware and Heterogeneous Computing on Multicore Processors and Accelerators
Concurrency Computation Practice and Experience
Computer Networks
Communications
Computer Science Applications
Computational Theory
Mathematics
Theoretical Computer Science
Software
Exploiting Reconfigurable Hardware for Network Security
Compiler and System Techniques for Soc Distributed Reconfigurable Accelerators
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Model and Methodology for the Synthesis of Heterogeneous and Partially Reconfigurable Systems
Optimization of Body Biasing for Variable Pipelined Coarse-Grained Reconfigurable Architectures
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
Reconfigurable Hardware Architecture for Network Intrusion Detection System
American Journal of Applied Sciences
Multidisciplinary
Hardware Efficient Reconfigurable Arithmetic Unit
