Amanote Research

Amanote Research

  • Register
  • Sign In

Compiler and System Techniques for Soc Distributed Reconfigurable Accelerators

Lecture Notes in Computer Science- Germany

doi 10.1007/978-3-540-27776-7_31

Full Text

Abstract

Available in

Categories

Computer ScienceTheoretical Computer Science

Date

January 1, 2004

Authors

Joël CambonieSylvain GuérinRonan KeryellLoïc LagadecBernard PottierOlivier SentieysBernt WeberSamar Yazdani

Publisher

Springer Berlin Heidelberg


Related search

A Reconfigurable Distributed Architecture for Clock Generation in Large Many-Core SoC

2014English

FPGA Code Accelerators - The Compiler Perspective

2013English

Hardware Synthesis for Reconfigurable Heterogeneous Pipelined Accelerators

2008English

Miniaturization Techniques for Accelerators

English

Fault Tolerance Analysis of Distributed Reconfigurable Systems Using SAT-Based Techniques

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2003English

A Cost-Effective Reconfigurable Accelerator for Platform-Based SOC Design

English

A Reconfigurable Systolic Array SoC Design for Multicarrier Wireless Applications

2008English

Dynamically Reconfigurable Distributed Database Systems.

1988English

Hardware Supported Task Scheduling on Dynamically Reconfigurable SoC Architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2008English

Amanote Research

Note-taking for researchers

Follow Amanote


© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy