Amanote Research
Register
Sign In
Formal Automatic Verification of Cache Coherence in Multiprocessors With Relaxed Memory Models
IEEE Transactions on Parallel and Distributed Systems
- United States
doi 10.1109/71.879780
Full Text
Open PDF
Abstract
Available in
full text
Categories
Hardware
Computational Theory
Signal Processing
Architecture
Mathematics
Date
January 1, 2000
Authors
M. Dubois
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
