Formal Proof of a Polychronous Protocol for Loosely Time-Triggered Architectures

Lecture Notes in Computer Science - Germany
doi 10.1007/978-3-540-39893-6_21
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Springer Berlin Heidelberg

Related search

Loosely Time-Triggered Architectures

Transactions on Embedded Computing Systems
HardwareArchitectureSoftware
2016English

A Unifying View of Loosely Time-Triggered Architectures

2010English

Systematic Formal Verification for Fault-Tolerant Time-Triggered Algorithms

IEEE Transactions on Software Engineering
Software
1999English

An Overview of Formal Verification for the Time-Triggered Architecture

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2002English

Virtual Prototyping AADL Architectures in a Polychronous Model of Computation

2008English

Modeling and Verification of a Time-Triggered Networking Protocol

English

Polychronous Automata and Their Use for Formal Validation of AADL Models

Frontiers of Computer Science
Computer ScienceTheoretical Computer Science
2019English

Informal Proof, Formal Proof, Formalism

Review of Symbolic Logic
MathematicsPhilosophyLogic
2015English

Model-Based System Design of Time-Triggered Architectures - Avionics Case Study

2006English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy