Predicting Error Rate for Microprocessor-Based Digital Architectures Through C.E.U. (Code Emulating Upsets) Injection

IEEE Transactions on Nuclear Science - United States
doi 10.1109/23.903784
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Digital Image Watermarking Based on Mixed Error Correcting Code

Journal of Information Security
2012English

Expression-Tree-Based Algorithms for Code Compression on Embedded RISC Architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2000English

Noise Impact of Single-Event Upsets on an FPGA-based Digital Filter

2009English

Forward Error Correcting Code for High Data Rate LEO Satellite Optical Downlinks

2019English

Concurrent Design Error Simulation for High-Level Microprocessor Implementations

English

Code Scheduling for Multiple Instruction Stream Architectures

International Journal of Parallel Programming
Theoretical Computer ScienceInformation SystemsSoftware
1994English

Microprocessor-Based Ventilation Control System for Calves Feeding as an Element of Digital Technology

2019English

The Development of Microprocessor-Based Digital Devices of Monitoring and Control

Vestnik Volgogradskogo gosudarstvennogo universiteta. Serija 10. Innovatcionnaia deiatel’nost’
2018English

Performance Enhancement of Bit Error Rate With Increased Capacity Using Modified SIC-MUD for Polar Code Based OFDM-IDMA System for 5G

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy