Expression-Tree-Based Algorithms for Code Compression on Embedded RISC Architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/92.894158
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Architectures and Algorithms for Synthesizable Embedded Programmable Logic Cores

2003English

Prospects for Implementing Embedded Automatic Speech Recognition Systems Based on the RISC Microcontrollers

System research and information technologies
2016English

Dynamic Scheduling in RISC Architectures

IEE Proceedings - Computers and Digital Techniques
1996English

Application Mapping Algorithms for Mesh-Based Network-On-Chip Architectures

Journal of Supercomputing
HardwareInformation SystemsTheoretical Computer ScienceArchitectureSoftware
2014English

A Performance and Energy Exploration of Dictionary Code Compression Architectures

2011English

Locational Image Compression Based on Chain Code Representation

IOSR Journal of Engineering
2014English

Fast Algorithms for Parallel Architectures

1990English

Performance Analysis of FPGA Architectures Based Embedded Control Applications

2011English

Algorithms and Architectures for Parallel Processing

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy