A Fully Parameterized Virtual Coarse Grained Reconfigurable Array for High Performance Computing Applications

doi 10.1109/ipdpsw.2016.13

Full Text

Abstract

Available in

Date

Authors

Publisher

IEEE

Related search

A Coarse-Grained Reconfigurable Architecture With Compilation for High Performance

International Journal of Reconfigurable Computing
HardwareArchitecture
2012English

Reconfigurable Computing for High Performance Networking Applications

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2011English

Still Image Processing on Coarse-Grained Reconfigurable Array Architectures

Journal of Signal Processing Systems
ControlSystems EngineeringInformation SystemsSignal ProcessingSimulationHardwareArchitectureModelingTheoretical Computer Science
2008English

High Performance Computing With Coarse Grained Model of Biological Macromolecules

Supercomputing Frontiers and Innovations
Information SystemsComputer NetworksHardwareCommunicationsComputer Science ApplicationsArchitectureMathematicsComputational TheorySoftware
2018English

High-Level Programming of Coarse-Grained Reconfigurable Architectures

2009English

Evaluating Memory Architectures for Media Applications on Coarse-Grained Reconfigurable Architectures

International Journal of Embedded Systems
HardwareArchitectureSoftware
2008English

An Efficient Computation Model for Coarse Grained Reconfigurable Architectures and Its Applications to a Reconfigurable Computer

2010English

Regular Mapping for Coarse-Grained Reconfigurable Architectures

English

Using Heterogeneous High Performance Computing Cluster for Supporting Fine-Grained Parallel Applications

2006English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy