Amanote Research
Register
Sign In
High-Level Programming of Coarse-Grained Reconfigurable Architectures
doi 10.1109/fpl.2009.5272337
Full Text
Open PDF
Abstract
Available in
full text
Date
August 1, 2009
Authors
Zain ul-Abdin
Publisher
IEEE
Related search
Regular Mapping for Coarse-Grained Reconfigurable Architectures
Evaluating Memory Architectures for Media Applications on Coarse-Grained Reconfigurable Architectures
International Journal of Embedded Systems
Hardware
Architecture
Software
Still Image Processing on Coarse-Grained Reconfigurable Array Architectures
Journal of Signal Processing Systems
Control
Systems Engineering
Information Systems
Signal Processing
Simulation
Hardware
Architecture
Modeling
Theoretical Computer Science
Optimization of Body Biasing for Variable Pipelined Coarse-Grained Reconfigurable Architectures
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
An Efficient Computation Model for Coarse Grained Reconfigurable Architectures and Its Applications to a Reconfigurable Computer
A Coarse-Grained Reconfigurable Architecture With Compilation for High Performance
International Journal of Reconfigurable Computing
Hardware
Architecture
A Fully Parameterized Virtual Coarse Grained Reconfigurable Array for High Performance Computing Applications
Towards Software Defined Radios Using Coarse-Grained Reconfigurable Hardware
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
Mapping Parallel FFT Algorithm Onto SmartCell Coarse-Grained Reconfigurable Architecture
