A 2.5-V, 72-Mbit, 2.0-GByte/S Packet-Based DRAM With a 1.0-GBPS/Pin Interface
IEEE Journal of Solid-State Circuits - United States
doi 10.1109/4.760374
Full Text
Open PDFAbstract
Available in full text
Date
May 1, 1999
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)