Dual-Operating-Voltage Scheme for a Single 5-V 16-Mbit DRAM

IEEE Journal of Solid-State Circuits - United States
doi 10.1109/4.5934
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

A 2.5-V, 72-Mbit, 2.0-GByte/S Packet-Based DRAM With a 1.0-GBPS/Pin Interface

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
1999English

A Dual Grain Hit-Miss Detector for Large Die-Stacked DRAM Caches

2013English

A Dual Two-Level Inverter Scheme With Common Mode Voltage Elimination for an Induction Motor Drive

IEEE Transactions on Power Electronics
Electronic EngineeringElectrical
2004English

Oxide-Nitride Storage Dielectric Formation in a Single-Furnace Process for Trench DRAM

IEEE Electron Device Letters
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2006English

A Dual Mode MPC Scheme for Nonlinear Processes

IFAC Proceedings Volumes
2008English

Dual Orientation 16-MHz Single-Element Ultrasound Needle Transducers for Image-Guided Neurosurgical Intervention

IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control
InstrumentationAcousticsUltrasonicsElectricalElectronic Engineering
2016English

DH-LRU: Dynamic Hybrid LRU Caching Scheme for PRAM/DRAM Hybrid Main Memory

International Journal of Grid and Distributed Computing
Computer Science
2016English

A 50nW Voltage Monitor Scheme for Minimum Energy Sensor Systems

2017English

A Dual-Field Sensing Scheme for a Guidance System for the Blind

Sensors
InstrumentationInformation SystemsElectronic EngineeringBiochemistryAnalytical ChemistryMolecular Physics,ElectricalAtomicMedicineOptics
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy