A VLSI Architecture for Output Probability and Likelihood Score Computations of HMM-Based Recognition Systems

doi 10.5772/38223
Full Text
Abstract

Available in full text

Date
Authors
Publisher

InTech