A VLSI Architecture for Output Probability and Likelihood Score Computations of HMM-Based Recognition Systems
doi 10.5772/38223
Full Text
Abstract
Available in
Date
March 16, 2012
Authors
Publisher
InTech
doi 10.5772/38223
Available in
March 16, 2012
InTech