A Systolic VLSI Architecture for Complex SVD

doi 10.1109/iscas.1992.230297