Amanote Research

Amanote Research

    RegisterSign In

A Novel Strategy for Formal Verication of Asynchronous Circuit Design in PAiD Tool

ECTI Transactions on Computer and Information Technology - Thailand
doi 10.37936/ecti-cit.201591.54405
Full Text
Open PDF
Abstract

Available in full text

Categories
Electronic EngineeringInformation SystemsComputer NetworksCommunicationsManagementElectrical
Date

January 1, 1970

Authors
Tin Thien NguyenKhoi-Nguyen LE-HUUThang H. BuiAnh-Vu Dinh-Duc
Publisher

ECTI


Related search

Formal Design and Verification of an Asynchronous SRAM Controller

2017English

DecisionWeb: A Tool for Asynchronous Meeting Support

1996English

A Circuit Representation Technique for Automated Circuit Design

IEEE Transactions on Evolutionary Computation
Theoretical Computer ScienceComputational TheorySoftwareMathematics
1999English

A Novel Signal-Processing Strategy for Hearing-Aid Design: Neurocompensation

Signal Processing
ControlSystems EngineeringPattern RecognitionElectronic EngineeringComputer VisionElectricalSignal ProcessingSoftware
2004English

CATE: A Circuit Analysis Tool for Education

English

The Optimal Design of Receiving Circuit in Acoustic Logging While Drilling Tool

2015English

A Novel Scheme for Deviation Detection in Asynchronous Distributed Pricing

International Journal of Network Security & Its Applications
2011English

Cyber-Physical Systems Design: Formal Foundations, Methods and Integrated Tool Chains

2015English

Asynchronous Design for Parallel Processing Architectures.

1993English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy